Abstract. The electrical properties of Hf-Ti-O higher-k thin film and ETSOI MOSFET with Hf-Ti-O gate dielectric were studied in this work. To accurately extract the permittivity of the Hf-Ti-O thin film, the different physical thicknesses Hf-Ti-O thin films were fabricated by radio frequency magnetron co-sputtering on Si substrate with SiO 2 interfacial layer. The permittivity of the Hf-Ti-O thin film is 32.5. The MOS device and ETSOI PMOSFET device using Hf-Ti-O higher-k films as gate dielectric were fabricated by atomic layer deposition (ALD). The MOS device shows low equivalent oxide thickness (EOT) of ~0.76 nm, flat-band voltage (V fb ) of 90 mV, and gate leakage current density (0.31 A/cm 2 @V fb -1 V). And the ETSOI MOSFET with 40 nm gate-length reveals good electric properties with a switch ratio of 2.8×10 4 , a high transconductance (Gm) of 2.5 mS, appropriate saturation threshold voltage of -0.158 V and liner threshold voltage of -0.199 V. The drain-induced-barrier lowering (DIBL) of 48 mV/V and a subthreshold swing (SS) of 69 mV/dec indicate that ETSOI PMOSFET has good short-channel control capacity.
Introduction
Hafnia (HfO 2 ) is an important gate dielectric material due to excellent performances with high permittivity (k, 18~20) compare to silicon oxide (SiO 2 , k=3.9), high band gap (5.8 eV), large conduction band offset with silicon (~1.5 eV), and good compatibility with traditional substrate material of silicon [1] [2] [3] [4] [5] . So far, it has been successfully applied in the 45~22 nm technology nodes [6] [7] [8] . With the continued development of CMOS technology, the devices with HfO 2 (k=18~20) gate dielectric are extremely difficult to meet with continued EOT scaling [9] . Considering the other excellent performances of HfO 2 , one approach to increase the permittivity of gate dielectric material is combining HfO 2 with other high-k material, namely hafnium-based binary oxide with higher permittivity (k≥25) [10] [11] [12] [13] [14] . Among these higher-k hafnium-based binary oxides, the Hf-Ti-O material is very attractive. The permittivity of Hf-Ti-O can reach 30~50 [15] [16] [17] due to the high k (50~80) of TiO 2 [18, 19] .
However, TiO 2 has potential disadvantages such as lack of thermally stable with Si or SiO 2 and small conduction band offset with silicon (~1.2eV) [20, 21] . These potential disadvantages will increase the leakage current and worsen the electrical properties of MOSFET device. So the MOSFET device with Hf-Ti-O gate dielectric should be studied extensively. At present, the investigations of the MOSFET devices utilizing Hf-Ti-O higher-k thin film as gate dielectric are rarely and mainly focus on the devices with large gate length [16, 17, 22, 23] . The characteristics (such as threshold voltage, shortchannel control capacity) of this device with small gate length are still unknown.
In this paper, the extremely thin silicon-on-insulator (ETSOI) instead of traditional bulk Si is used to fabricate MOSFET device [24, 25] . An Hf-Ti-O material was fabricated to satisfy the requirement of higher k (k≥25). Then we investigated the capacitance and leakage of MOS devices with small EOT (≤0.8nm). At last, we investigated the electrical characteristics and shortchannel control capacity of ETSOI pMOSFET devices with 40 nm gate length.
Experiment
In this experiment, the Hf-Ti-O thin films were fabricated to extract permittivity on (100)-oriented P-type Si wafer with SiO 2 interfacial layer by radio frequency magnetron co-sputtering using pure ceramic HfO 2 (99.999%) and metal Ti (99.999%) targets. This SiO 2 interfacial layer was gotten by ozone oxidization of Si. The physical thicknesses of Hf-Ti-O higher-k thin films were controlled by the sputtering time (3~15 min). Pt top electrode and Al bottom electrode were deposited by sputtering.
The Hf-Ti-O higher-k thin films as gate dielectric in MOS and ETSOI MOSFET were fabricated by ALD. The Hf-Ti-O thin films were fabricated on (100)-oriented Ptype Si wafer with SiO 2 interfacial layer (~0.57 nm) by ALD using [(CH 3 ) (C 2 H 5 )] 4 Hf , TiCl 4 as the metal precursor and deionized water as an oxidant. The component of Hf-Ti-O film was adjusted by metal precursors' cycle index. And Hf-Ti-O films were further treated by a post deposition annealing (PDA) in N 2 /O 2 at 450 °C for 15 s. The gate electrode TiN film and capping layer metal W were deposited by ALD. Metal Al bottom electrode was deposited by sputtering. Finally a sintering was carried out at 400 °C in N 2 /H 2 gas for 20~30 min. The ETSOI pMOSFETs were fabricated on SOI wafers by the gate last process [26] . And the preparation of interfacial layer and gate structure is same as that in MOS. The gate length is 40 nm and the gate width is 3 μm.
The chemical composition of HfTiO thin films was investigated by X-ray photoelectron spectroscopy (XPS) using ESCALAB 250. The cross section of HfTiO/SiO 2 /Si stack was investigated by high-resolution transmission electron microscopy (HRTEM). Capacitance-Voltage (C-V), current-Voltage (I-V) and drain current-gate voltage (I ds -V gs ) measurements were performed in a probe station using keithley 4200 SCS.
Results and discussion
Initially, the Hf-Ti-O thin films were fabricated by sputtering to accurately extract their permittivity. The deposition time is 3 min, 6 min, 9 min, 12 min, and 15 min, respectively. From the HRTEM and XPS analysis (not shown), the deposition rate of Hf-Ti-O films are about 0.85 nm/min, the SiO 2 interfacial layers are 3.4 nm and the Ti content of Hf-Ti-O thin films is 9.1%. The EOT of these MOS devices can be extracted from the simulation program considering quantum effect [27] . The value of EOT is linear increasing with the Hf-Ti-O thin film deposition time. And we can plot the value of EOT vs the Hf-Ti-O physical thickness, as Fig. 1b . From the EOT-thickness curve, the Hf-Ti-O thin film exhibits a high permittivity value of 32.5. From Fig. 1 , the value of V fb is uncontrollable and the intercept of EOT-thickness curve is 2.74 nm small than physics thickness of interfacial layer. The main reasons are that the high energy atomic beam damages the film and its metal atoms (Hf, Ti) diffuse into interfacial layer to form high k (>3.9) silicate. To get the good quality thin film and . The gate leakage current density is 0.31 A/cm 2 at V g =V fb -1 V. The gate leakage current density of MOS device with ultrathin gate dielectric is still tolerable for COMS application. The thin SiO 2 interfacial layer and the films with few defects effectively control the gate leakage current density.
Meanwhile the leakage current conduction behavior is studied. The main conduction mechanisms are FowlerNordheim tunneling and trap assisted tunneling for relatively high electric field [28, 29] . Fowler-Nordheim tunneling is an electric field assisted tunneling mechanism, but the trap assisted tunneling is related with the film defect trap. At gate voltage rang of -0.8 V to -1.5 V, the ln (J/V g 2 ) ~ 1/V g is linear relation, meeting with Fowler-Nordheim tunneling mechanism. The Hf-Ti-O gate dielectric and interfacial layer are rather thin, namely a high electric field. It also indicates the MOS device with few defects. According to the above analysis, the W/TiN/Hf-Ti-O/SiO 2 /Si MOS device has good properties with high capacitance density, small EOT, appropriate gate current density and V fb . Next we use the same interfacial layer and gate structure to fabricate the ETSOI pMOSFET device by the gate last process.
The drain current (I ds ) measurements were carried out at gate voltage (V gs ) range of 0.3 V to -1.3 V, V ds =-0.05 V or -0.9 V (show in fig.4 ). From the I ds -V gs curves, we can get an off state current （ I off =4.85×10 -8 A@ Vg=0 V) and an on state current（I on =1.38×10 -3 A @ Vg=-0.9 V) at V ds = -0.9 V. And the switch ratio I on /I off is 2. 
Conclusions
In summary, we studied the electrical characteristics of Hf-Ti-O higher-k gate dielectric for ETSOI MOSFET application. This Hf-Ti-O with a Ti/(Ti+Hf) ratio of 9.1% has a high permittivity of 32.5. Also a low EOT of 0.76 nm, flat-band voltage of 90 mV, ΔV fb of ~0 mV and acceptable gate current density are achieved for the MOS capacitor using Hf-Ti-O thin film as gate dielectric. And the ETSOI MOSFET with 40nm gate-length using Hf-Ti-O higher-k gate dielectric reveals excellent performances with high I on /I off ratio of 2.84×10 4 , high peak Gm of 2.5 mS, acceptable saturation threshold voltage of -0.158 V and liner threshold voltage of -0.199 V. Particularly, ETSOI pFET has superior short-channel control capacity with DIBL of 48 mV/V and SS of 69 mV/dec.
